## Scheduling for embedded systems with multiple real-time constraints

Yves SOREL, Liliana CUCU, OSTRE team INRIA Rocquencourt

## Outline

- Context and objectives
- State of the art
- Model and problem to solve
- Schedulability conditions
- Optimal scheduling algorithm for systems with multiple constraints in the monoprocessor case
- Distribution and scheduling for systems with multiple constraints in the multiprocessor case
- Conclusion and work in progress


## RTE systems characteristics

- Functionalities: Automatic Control, Signal \& Image Processing algorithms
- Reactive: Stimulus event - Operations - Reaction event
- Real-Time: Constraints: Latency = bounded Reaction Time Cadence = bounded Input Rate
Distributed: Power, Modularity, Wires minimization Heterogeneous Multicomponent Architecture
- Network of Processors and Specific Integrated Circuits
- Specific Integrated Circuits = ASIC, ASIP, FPGA, IP
- Embedded: Resources minimization


## Algorithm-architecture adequation (AAA)

- Global approach based on the Synchronous Languages Semantics and the hardware RTL models
- Unified Model: Directed graphs
- Algorithm: Operation / Data-Conditioning Dependence
- Architecture: FSM / Connection
- Implementation: distribution and scheduling through graphs Transformations
- Adequation: Optimized Implementation (best matching)
- Macro-Generation:
- Real-Time Executives for Multicomponent
- Structural VHDL for Integrated Circuit Synthesis


## Typical model: precedence constraints



Task
$\longrightarrow$ Precedence

Directed Acyclic Graph (DAG)

## Typical model: real-time constraints



- Period: T
- Deadline: D
- Computation time: C
- Release time: $r$
- Start time: s


## State of art: tasks with periodicity constraints

## Processors / characteristics / optimality criterium

- $1 / \mathrm{T}=\mathrm{D}$ /- RMS: optimal for static assignment
- $1 / \mathrm{T} \leq \mathrm{D} /-\quad \mathrm{DM}$ : optimal for dynamic assigment
- $1 / \mathrm{T} \leq \mathrm{D}, \mathrm{r} /$ - NP-hard (non-preemptive)
- m/T=D /- sufficient and necessary condition
- m/TsD /- NP-hard
- m/strict T / -

NP-hard (non-preemptive)

## State of art: tasks with precedence constraints

- 1 / prec, D / min $L_{\text {max }}$ EDD - optimal
- 1 / prec /f $\mathrm{f}_{\text {max }}$

Lawler - optimal

- 1 / prec, r, D
/-
NP-hard
- 1 / prec, r
$/ \mathrm{f}_{\text {max }}$
Baker - O(n² )
(preemptive)
- 1 / prec, $r$ / min $L_{\text {max }}$ NP-hard
- 1 / $\mathrm{S}_{A}-\mathrm{S}_{\mathrm{B}}<\mathrm{a}_{\mathrm{AB}}$ / min schedule


## Tasks with precedence \& periodicity constraints

- 1 / r, D const. partial order, T / - modified EDF
- 1 / prec-subtasks /- schedulability condition
- 1 / T, prec for sporadic tasks / - schedulability test
- m/T/minimize communications
- m/T, D- tasks ; T, D, prec-subtasks/ -


## Model and problem to solve

- Reactive systems features
- Typical vs. new model
- Latency: new constraint
- Repetitive graph
- Latency and periodicity constraints
- Problem to solve


## Reactive systems features

## stimulus <br> System of operations

reaction


Extended to each operation and each pair of operations

## Typical vs. new model

Operation instead of task or job to be independent of implementation aspects


## Periodic operations: Repetitive Graph



## Repetitive Graph with repeated operations



## Latency and periodicity constraints



$$
\mathrm{s}_{\mathrm{C} 2 \mathrm{i}-1}-\mathrm{s}_{\mathrm{A} 3 \mathrm{i}-1}+\mathrm{C}_{\mathrm{C}} \leq \mathrm{L} \quad \mathrm{~s}_{\mathrm{Ai}+1}-\mathrm{s}_{\mathrm{Ai}}=\mathrm{T}_{\mathrm{A}}, \forall \mathrm{i} \in \mathbb{N}^{*}
$$

## Relation between periodicity and latency

## Theorem: the periodicity constraint is a strict latency constraint

$$
\mathrm{s}_{\mathrm{Ai}+1}-\mathrm{s}_{\mathrm{Ai}}=\mathrm{T}_{\mathrm{A}}, \forall \mathrm{i} \in \mathbb{N}^{*} \quad \Rightarrow \quad \mathrm{~s}_{\mathrm{Ai}+1}-\mathrm{s}_{\mathrm{Ai}} \leq \mathrm{L}-\mathrm{C}_{\mathrm{A}}, \forall \mathrm{i} \in \mathrm{~N}^{*}
$$

## Problem to solve

- Several processors
- Precedence constraints
- Latency constraints
- Divisible periods and execution times
- Off-line scheduling
- Without preemption
- With idle time


# Study for monoprocessor case then results extention for multiprocessor case 

## Schedulability condition for latencies

- Relations between pairs of operations
- II: schedulability condition for imposed latencies on pairs of operations which are in relation II
- Z: schedulability condition for imposed latencies on pairs of operations which are in relation $Z$
- X: schedulability condition for imposed latencies on pairs of operations which are in relation $X$
- Schedulability condition


## Relations between pairs of operations: II


$(A, C)$ II $(H, J)$
Theorem: the system is schedulable if and only if $L_{A C} \geq \sum_{H \in I(A, C)} C_{H}$ and $L_{H J} \geq \sum_{H \in I(H, J)} C_{H}$

## Relations between pairs of operations: Z



$$
(A, C) \mathrm{Z}(D, G)
$$

Theorem: the system is schedulable if and only if $\quad L_{A C} \geq \sum_{H \in(A, C)} C_{H}$ and $\quad L_{D G} \geq \sum_{H \in(D, G)} C_{H}$

## Relations between pairs of operations: X



## Schedulability condition for latencies

Theorem: the system is schedulable if and only if:

- for all pairs $(A, C)$ II $(H, J), L_{A C} \geq \sum_{H \in(A, C)} C_{H}$ and $L_{D G} \geq \sum_{H \in(D, G)} C_{H}$
- for all pairs $(A, C) \mathrm{Z}(D, G), L_{A C} \geq \sum_{H \in I(A, C)} C_{H}$ and $L_{H J} \geq \sum_{H \in I(H, J)} C_{H}$
- for all pairs $(D, G) \times\left(H_{i}, J_{i}\right)$, one of following relations is satisfied:

$$
\begin{aligned}
& L_{D G}=\sum_{M \in I(D, G)} C_{M} \text { andL }{ }_{H_{i} J_{i}} \geq \sum_{M \in I(D, G) \text { 丹 } I\left(H_{i}, J_{i}\right)} C_{M}
\end{aligned}
$$

$$
\begin{aligned}
& L_{H i, J i} \geq \quad \sum C_{M} \quad, \forall i \in\{1, \ldots, j\} ;
\end{aligned}
$$

$$
\begin{aligned}
& L_{H i, J i}=\sum_{M \in I\left(h i, J_{i}\right)} C_{M}, \forall i \in\{k, \ldots, n\} \text {. }
\end{aligned}
$$

## Schedulability condition for periodicities

Theorems:

$T_{D}=\max \left\{T_{A}, T_{B}, T c\right\} \quad T_{D}=\min \left\{T_{E}, T_{F}\right\}$

$$
T_{D}=\min \left\{T_{E}, T_{F}\right\}
$$

## Schedulability condition for periodicities

- Theorem: for a system with periodicity and precedence constraints
- the existence of a hyperperiod from Smax to $S_{\max }+\mathrm{T}$, where T is the least common multiple of all periodicity constraints
- if the system is schedulable then $\sum_{A \in V} \frac{C_{A}}{T_{A}} \leq 1$


## General schedulability condition

- Theorem: if the system is schedulable then
$\sum_{k=1} \frac{C_{A}}{T_{s}} \leq 1$ and



## Scheduling algorithm for monoprocessor

- Algorithm of latency marking
- Scheduling algorithm
- Optimality


## Scheduling algorithm

- Algorithm of latency marking
- the mark of an operation is the smallest value of all latency constraints for which there is a path from this operation to the second operation of the latency constraint
- Infinite scheduling algorithm
- the steps of initialization schedule the operations in this order: first, operations without constraints, then operations with mark $\neq 0$, and finally periodic operations
- once a periodic operation is scheduled, the order of the scheduling is the opposite order of the initialization order


## Optimality

Scheduling algorithm applied, only, from 0 to $S_{\max }+\boldsymbol{T}$

- Theorem: the scheduling algorithm is optimal (if there is a schedule, the algorithm will find it)
- The system has only precedence and latency constraints (By contradiction)
- The system has only periodicity and precedence constraints (Theorem)
- The system has periodicity, latency and precedence constraints (Combination of previous cases)


## Distribution and scheduling for multiprocessor



- Scheduling of operations is not sufficient
- Distribution of operations onto processors
- Distribution and scheduling based on
algorithm graph and scheduling based on
algorithm graph and architecture graph transformations


## Distribution and scheduling model (1/2)

The set of all possible implementations is described as the composition of three binary relations:
$(\mathrm{Gal}, \mathrm{Gar}) \xrightarrow{\text { rout o distrib o sched }}\left(\mathrm{Gal}^{\prime}, \mathrm{Gar}^{\prime}\right)$

- Routing: creation of all the inter-operator routes
- Distribution: spatial allocation
- Partitioning and allocation: operations onto operator
- Partitioning of inter-partition edges according to routes
- Creation and allocation:
- Communication vertices onto communicators of the route
- Allocation vertices onto memories
- Identity vertices onto bus/mux/demux/ with or without arbiter


## Distribution and scheduling model (2/2)

- Scheduling: temporal allocation
- Partial Order $\rightarrow$ Total Order for:
- Each partition of operations allocated onto an operator
- Each partition of communication operations allocated onto a communicator


## Routing, Distribution and Scheduling lead to a Partial Order consistent with the initial Partial Order of the Algorithm Graph

## Distribution and scheduling optimization

- Distribution and scheduling optimizations lead to NP-hard problems
- Heuristics based on scheduling results for monoprocessor such that communication cost is taken into account
- Fast: Greedy: list-scheduling for Rapid Prototyping
- Slow: Neighboring list-scheduling with back-tracking


## CyCab application



- Vitesse $30 \mathrm{~km} / \mathrm{h}$
- Moteurs électriques
- 4 roues motrices
- 2 directions AV, AR
- Multi-processeur MPC555 + un Pentium
- Bus Can

Industrialisé par Robosoft www.robosoft.fr

## System level CAD software: SynDEx



Window Edit


## Conclusion

- New model for real-time systems
- Relations between:
- Latency and periodicity constraints
- Latency constraint and deadline
- Monoprocessor
- Optimal scheduling algorithm
- Schedulability condition for latencies
- Schedulability condition for periodicities
- General schedulability condition
- Multiprocessor
- Distribution and scheduling for one latency = period
- Heuristics taking into account communication cost


## Work in progress

- Extension to multiprocessor by using heuristics based on previous results
- Preemptive scheduling algorithm
- Periodicity with jitter

